0.13 μm CMOS Synthesis of Common Arithmetic Units
نویسندگان
چکیده
This report presents a design space mapping of common arithmetic units with a 0.13 μm CMOS process technology. A behavioural vs. structural (gate-level logic) code comparison is made on key arithmetic functions, binary modulo arithmetic is studied and a brief complexity evaluation is made.
منابع مشابه
An Efficient Design of Context Modeler for Cabac Encoder in H.264
Context-based adaptive binary arithmetic coding (CABAC) is a very important entropy coding technique defined in H.264. It is not easy to store and retrieve efficiently the previously encoded syntax elements especially when full hardwired VLSI implementation of CABAC is required. This paper presents an efficient design of context modeler which uses the well-organized location-index assignment an...
متن کاملDesign Space Exploration of Binary Arithmetic Circuits and Design of Circuits for Alternative Arithmetic Systems
The purpose of this master's thesis was to explore the circuit design space (speed, area, power) of conventional binary arithmetic and to suggest improvements or alternatives to this arithmetic. The alternatives to the binary arithmetic focused on was the Signed-Digit (SD) number system, the Residue Number System (RNS) and the combination of these two systems (RNS+SD). The work resulted in new ...
متن کاملEnhanced performance of SERDES current-mode output driver using 0.13 μm PD SOI CMOS
A current-mode output driver that supports SERDES applications is implemented using 0.13 μm Bulk and PD SOI CMOS technologies. Schematic simulation results confirm the enhanced performance of PD SOI for very high-speed interfaces. The PD SOI current-mode driver shows a 3 times lower data dependent jitter than the Bulk current-mode driver at the same 3.125 Gbps data rate of XAUI standard.
متن کاملA 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS
A bit-serial architecture for multi-Gbps LDPC decoding is demonstrated to alleviate the routing congestion which is the main limitation for LDPC decoders. We report on a 3.3-Gbps 0.13-μm CMOS prototype. It occupies 7.3-mm core area with 1416-mW maximum power consumption from a 1.2V supply. We demonstrate how early termination and supply voltage scaling can improve the decoder energy efficiency....
متن کامل10-Gb/s Optical Receiver and VCSEL Driver in 0.13-μm CMOS Technology
10-Gb/s Optical Receiver and VCSEL Driver in 0.13-μm CMOS Technology
متن کامل